

# 15th Annual KGD Packaging & Test Workshop

# 2008 AGENDA

<b>Sunday, September 7, 2008</b>	
5:00 pm – 7:00 pm	<b>Welcome Reception and Workshop Check-In</b>
<b>Monday, September 8, 2008</b>	
	<b>Session 1: Special Topics</b> Session Chairs: Georg Meyer-Berg, Infineon Technologies & Tetsuya Onishi, Grand Joint Technology
9:00 am – 10:00 am	9:00 <b>Keynote Presentation: Main Drivers of New Packaging Technology Research &amp; Development</b> Mario Bolaños-Avila, Texas Instruments
10:00 am – 10:30 am	<b>Break, Exhibits Open</b>
10:30 am – 12:00 pm	10:30 <b>Saving Energy with Advanced Power Semiconductors</b> Dean Henderson, Infineon Technologies  11:15 <b>High Power LEDs for Solid State Lighting: Status, Trends, and Challenges</b> Bob Steward, Philips LumiLeds Lighting Company
12:00 pm – 1:30 pm	<b>Lunch Sponsored by Chip Supply and Texas Instruments (Atrium)</b>
	<b>Session 2: Test Infrastructure</b> Session Chairs: Lee Nevill, Micron & Jim Rates, Chip Supply, Inc.
1:30 pm – 3:00 pm	1:30 <b>Probing for Known Good Die</b> Rob Marcelis, Salland Engineering  2:00 <b>BGA/CSP, LGA/QFN Test Solutions &amp; Interconnect Technology with SPIRAL CONTACT™</b> Scott Hirai, Advanced Systems Japan, Inc.  2:30 <b>Super Sockets - Integrating Technology - Test Board to Socket</b> Thomas Bresnan, R&D Circuits
3:00 pm – 3:30 pm	<b>Break, Exhibits</b>
3:30 pm – 5:00 pm	3:30 <b>Introduce Burn-in and Final Test Socket with Spiral Contact™ from Advanced Systems Japan Inc.</b> Shin Yoshida, ALPS Electric Co, LTD  4:00 <b>Wafer Level and KGD Test for Power Devices</b> Don Feuerstein, SemiProbe  4:30 <b>Fault Counting Standardization</b> Rohit Kapur, Synopsis, Inc.
5:00 pm – 7:00 pm	<b>Wine &amp; Cheese Reception in Exhibits Area</b>

# 15th Annual KGD Packaging & Test Workshop

# 2008 AGENDA

<b>Tuesday, September 9, 2008</b>	
	<b>Session 3: KGD Engineering</b> Session Chairs: Jim Wolbert, Chip Supply, Inc. & Peng Lin, Qualcomm
9:00 am – 10:30 am	9:00 <b>Dry Polishing of Wide Band-gap Semiconductor Wafers</b> Scott Sullivan, Disco Hi-Tec America  9:30 <b>Enabling Technologies for Differentiated End Products</b> Dean Henderson, Infineon Technologies  10:00 <b>Ultra-Thin Chip Manufacturing for New Packages</b> Peter Heinze, PVA TePla AG
10:30 am – 11:00 am	<b>Break / Exhibits</b>
11:00 am – 12:00 pm	11:00 <b>When Known Good Die Go Bad: The Power of Failure Analysis</b> Tom Weldon, Micron  11:30 <b>Intelligent - not Total Recall</b> Dave Huntley, Kinesys Software
12:00 pm – 1:00 pm	<b>Lunch (Atrium)</b>
	<b>Session 4: Test Methods</b> Session Chairs: Ken Ball, Knowledge Based Tech Consultancy & Jeanne Beacham, Delphon Industries
1:00pm – 3:00 pm	1:00 <b>A New WBI DOE Methodology to Break Through High BurnIn Power Consumption in Nano &amp; Giga Era</b> Gibum Koo, Samsung Electronics  1:30 <b>Semiconductor Test: From Back-End To Center Stage</b> Bill Price, Optimal Test  2:00 <b>Strategies for Low-cost Testing Above 10 Gbps</b> David Keezer, Georgia Institute of Technology  2:30 <b>Robustness Validation - A New Strategy for Automotive Semiconductor Quality</b> Peter Wilson, ON Semiconductor
3:00 pm – 3:30 pm	<b>Last Chance to Visit Exhibits</b>
3:45 pm	<b>Buses depart for Sebastiani (Meet in Embassy Suites lobby)</b>
4:00 pm – 6:00 pm	<b>Private Tour of Sebastiani Winery</b>

# 15th Annual KGD Packaging & Test Workshop

# 2008 AGENDA

<b>Wednesday, September 10, 2008</b>	
	<b>Session 5: Advanced Packaging</b> Session Chairs: Larry Gilg, Die Products Consortium & Georg Meyer-Berg, Infineon Technologies
9:00 am – 12:00 pm	<p>9:00     <b>Overview of the FC and WLP market</b> Jan Vardaman, Techsearch International</p> <p>9:30     <b>Requirements for Cost-Effective 3D Integration</b> Philip Pieters, IMEC</p> <p>10:00    <b>Chip-Stacking for TSV</b> Kunio Yoshida, AJI Co. Ltd.</p> <p>10:30    <b>Chip In Wafer for Integrated System</b> Jean-Charles Souriau, CEA-LETI Minatec</p> <p>11:00    <b>KGDs and Embedded Substrates Join Hands to Drive Cost &amp; Form-Factor in Mobile Applications</b> Arun Amirtham, NXP Semiconductors</p> <p>11:30    <b>Die Products Embedded Component Trend</b> Tetsuya Onishi, Grand Joint Technology, Ltd.</p>
12:00 pm	<b>End of Workshop, Boxed Lunches for Take-Away</b>