

# Test Flows for Consumer SiP

**Peter M. O'Neill**  
**Agilent Technologies**  
**pete\_oneill@agilent.com**



# Test Theory Background

# Why Test

*Test is about quality & the cost of delivering it given an imperfect manufacturing process.*

- **Reduce defect rate at next level of assembly or use – Risk reduction**
  - Reduce scrap cost
  - Reduce customer failures
- **Provide information to improve the manufacturing process so that defect rate can be achieved with less effort – Yield learning**

# Distribution of Test



- **Strategy at each level of assembly:**
  - Detect defects caused by preceding assembly operation
  - Verify component tolerances add up to working system thus far
  - Diagnose defects caused by preceding assembly operation
- **Opportunity at each test insertion:**
  - Different environmental conditions – T, V
  - Different signal integrity
  - Different equipment

# Test Quality & Cost

- **No test is perfect**
  - False positive (test escape): Bad part that is passed
  - False negative (overkill): Good part that is rejected
- **Outgoing quality traded for test cost**
  - Error cost: False Pos. > False Neg.
  - Errors approach 0 asymptotically with test effort (time, # of vectors, # of instruments), i.e. test cost

# Test Effectiveness

- All tests trade false negatives for false positives but more explicit issue for DBT
- Trade-off varies widely with test method
- More square the curve, more effective the test method
- Mfg. defect density & quality target set effectiveness requirement
- Also trade test effectiveness, & resulting quality, for test cost



# Traditional Test Flow

|   | <b>Wafer (Probe)</b>   | <b>Package (Final)</b>   |
|---|--|--|
| <b>Purpose</b>                            | <ul style="list-style-type: none"> <li>– Reduce defect rate to where packaging is economical</li> <li>– Fab yield learning</li> </ul>  | <ul style="list-style-type: none"> <li>– Reduce defect rate to customer quality level</li> <li>– Assembly &amp; some fab yield learning</li> </ul>   |
| <b>Strategy</b>                           | Find majority of die failures by low performance structural testing for catastrophic defects   | <ul style="list-style-type: none"> <li>– Find remaining, primarily parametric, die failures by functional performance testing</li> <li>– Serendipitously find assembly defects by same tests</li> </ul>  |
| <b>Uniqueness</b>                         | <ul style="list-style-type: none"> <li>– Signal integrity usually worse than package</li> <li>– Opportunity for different conditions (T, V)</li> <li>– Easier parallelism</li> </ul> | <ul style="list-style-type: none"> <li>– High frequency &amp; sensitivity</li> <li>– Opportunity for different conditions (T, V)</li> </ul>  |
| <b>Multi-die challenge or opportunity</b> | <ul style="list-style-type: none"> <li>– Chips partitioned by function ⇒ wafer tester may be specific to function</li> <li>– Yield compounding ⇒ need more effective test</li> </ul> | <ul style="list-style-type: none"> <li>– Heterogeneous integration of diverse functions ⇒ diversity of test methods, test times, tester resources, incoming quality</li> <li>– More effective die test ⇒ need less effective pkg. test?</li> </ul> |

# Mfg. Flow Defect Rate Breakdown

- **Final component requirement**
  - Customer will accept a few 100 ppm ( $5e-4$ )
  - Risks to avoid: repair cost, dissatisfied customer
- **Assembly process achievement**
  - Process defect rate is fraction of % ( $1e-3$ )
  - Too high to meet customer expectation  $\Rightarrow$  pkg. test required
  - Wafer test die defect escapes add to assembly defects
- **Wafer test requirement**
  - Die for *individual* die package ( $3e-2$ )
    - Risk to avoid – Cost of scrapped package & assembly effort
    - Economically allowed die defect level – few %
      - Too high to package test only for assembly defects
  - Die for *multiple* die package ( $3e-3$ )
    - Risks to avoid
      - Cost of scrapped package & assembly effort
      - Cost of scrapped good dice (**yield compounding**)
    - Economically allowed die defect level – fraction of %
      - Must be better than standard wafer test, but not as good as packaged
      - With true KGD, package test might only test for assembly defects



# Economical Quality

# Quality for Mobile Consumer

- **SiP growth being driven by mobile consumer products**
- **In contrast, concepts of die for SiP established by military, aerospace, automotive**
  - KGD: “As good as packaged”
  - No die testing or reliability screening required at subsequent levels of assembly
  - Implication of being “as close to perfect as practicable”
  - Defect rate < 100 ppm
- **Mobile consumer quality expectations**
  - Defect rate on order of fraction of %
  - Acknowledge the cost, willing to optimize cost & quality
  - Need to quantify cost & quality to optimize

# Practical Approach to System Quality

- **Component quality matters because it affects yield (cost) of next level of assembly or customer experience**
- **Quality target at each level depends on factors such as:**
  - Customer expectations for specific application and market
  - Number, cost & quality of the other components
  - Cost & yield of assembly process
  - Cost of test
- **System integrator puts these factors into model of cost vs. quality, which he can run:**
  - Forward to see what his cost will be for particular set of components and assembly test processes
  - Backward to determine, for instance, level of die quality he needs to meet his cost and satisfaction goals
- **What system integrator needs from component suppliers:**
  - Measures of incoming quality to put in his model
  - Commitment to maintain quality level so that optimized mfg. & test flow remains so

# New View of Die Quality

- **Goal – Know what more needs to be done to achieve application-specific quality target in a distributed test flow**
  - Good enough to meet finite end product quality level at near minimum cost
  - Know upper bounds on test escape rate, ELFR, LTFR
  - Know what's been tested, and what hasn't been tested but may yet need to be tested
  - Better than conventional probe but still cheap
- **New Term – *Die of Quality Known (KQD)***
  - More than *Known Tested Die*
  - Way more than *Probed Die*

# Specifying Die Quality

## Digital

- **Escape Rate**
  - Fault coverage for each category – DPC spec.
    - Stuck-at
    - Transition
    - Path delay
  - Faults targeted & not targeted
  - Package test escape rate – sample of individually packaged dice, but sample is huge
- **Early Life Failure Rate (Reliability)**
  - Burn-in fail rate
  - Extrapolation from similar products in same process
  - Other screen fail rate

## Analog/RF


- **Escape Rate**
  - No practical fault model
  - MBT – Behavioral model fit error
  - Package test escape rate – sample of individually packaged dice, but sample is huge.
  - Extrapolation from similar products in same process
- **Early Life Failure Rate (Reliability)**
  - Burn-in fail rate
  - Extrapolation from similar products in same process
  - Other screen fail rate



# Designing the Test Flow


# Good Die

- Ideally use dice as received
- Bare die processing too expensive for consumer
- Possibly affordable alternative is to test die individually in package
- Disparities in quality, test resources, test time addressed by multiple insertions
- *But individually good dice & package may not play together - tolerancing*



# Assembly Defects


- Does assembly process damage die?
- Die defects usually not separated from pkg. interconnect defects
- Interconnect defects can be found with simple boundary scan “board” test
- Can BIST find the few assembly-induced die defects?





# An Optimum Test Flow

- An intelligent set of test choices
- Can't work for every design
- Make wafer test good enough no further die internal testing needed – Good enough KQD
- Pass results to simulator for die tolerancing/optimization
- Package performance tolerance insignificant
- Assembly only introduces interconnect defect that are boundary scan tested
- *Is outgoing quality high enough w/o final performance test?*



# Conclusions

- **Quality requirements & test effort are not absolutes**
  - **Replace by modeling of quality vs. cost for the specific product & mfg. process**
- **Replace concept of KGD with KQD, assumption with knowledge**
- **Use knowledge of parts & process to design test flow to only screen (to required level) defects created by preceding operation or haven't been adequately screened earlier**
- **Communicate up & down mfg. chain to maximize use of information collected, i.e. replace redundant tests with simulations**